PIC18F6410-I/PT【PDF 38/411 页】IC PIC MCU FLASH 8KX16 64TQFP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3840

34页 35页 36页 37页 [38页]39页 40页 41页 42页

PIC18F66K80 FAMILY

DS39977F-page 132

2010-2012 Microchip Technology Inc.

7.2.2

TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an eight-bit register

mapped into the SFR space. The Table Latch register

is used to hold 8-bit data during data transfers between

program memory and data RAM.

7.2.3

TBLPTR – TABLE POINTER

The Table Pointer (TBLPTR) register addresses a byte

within the program memory. The TBLPTR is comprised

of three SFR registers: Table Pointer Upper Byte, Table

Pointer High Byte and Table Pointer Low Byte

(TBLPTRU:TBLPTRH:TBLPTRL). These three regis-

ters join to form a 22-bit wide pointer. The low-order

21 bits allow the device to address up to 2 Mbytes of

program memory space. The 22nd bit allows access to

the Device ID, the User ID and the Configuration bits.

The Table Pointer register, TBLPTR, is used by the

TBLRD

and TBLWT instructions. These instructions can

update the TBLPTR in one of four ways, based on the

table operation. These operations are shown in

Table 7-1 and only affect the low-order 21 bits.

7.2.4

TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the

Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR

determine which byte is read from program memory

into TABLAT.

When a TBLWT is executed, the six LSbs of the Table

Pointer register (TBLPTR<5:0>) determine which of

the 64 program memory holding registers is written to.

When the timed write to program memory begins (via

the WR bit), the 16 MSbs of the TBLPTR

(TBLPTR<21:6>) determine which program memory

block of 64 bytes is written to. For more detail, see

Section 7.5 “Writing to Flash Program Memory”

When an erase of program memory is executed, the

16 MSbs of the Table Pointer register (TBLPTR<21:6>)

point to the 64-byte block that will be erased. The Least

Significant bits (TBLPTR<5:0>) are ignored.

Figure 7-3 describes the relevant boundaries of

TBLPTR based on Flash program memory operations.

TABLE 7-1:

TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

FIGURE 7-3:

TABLE POINTER BOUNDARIES BASED ON OPERATION

Example

Operation on Table Pointer

TBLRD*

TBLWT*

TBLPTR is not modified

TBLRD*+

TBLWT*+

TBLPTR is incremented after the read/write

TBLRD*-

TBLWT*-

TBLPTR is decremented after the read/write

TBLRD+*

TBLWT+*

TBLPTR is incremented before the read/write

TABLE ERASE/WRITE

TABLE WRITE

TABLE READ – TBLPTR<21:0>

TBLPTRL

TBLPTRH

TBLPTRU

TBLPTR<5:0>

TBLPTR<21:6>

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式